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The sample holder of the invention is formed of the 
same semiconductor crystal as the integrated circuit on 
which the molecular beam expitaxial process is to be 
performed. In the preferred embodiment, the sample 
holder comprises three stacked micro-machined silicon 
wafers: a silicon base wafer having a square micro- 
machined center opening corresponding in size and 
shape to the active area of a CCD imager chip, a silicon 
center wafer micro-machined as an annulus having 
radially inwardly pointing fingers whose ends abut the 
edges of and center the CCD imager chip within the 
annulus, and a silicon top wafer micro-machined as an 
annulus having cantilevered membranes which extend 
over the top of the CCD imager chip. The micro- 
machined silicon wafers are stacked in the order given 
above with the CCD imager chip centered in the center 
wafer and sandwiched between the base and top wafers. 
The thickness of the center wafer is about 20% less than 
the thickness of the CCD imager chip. Preferably, four 
titanium wires, each grasping the edges of the top and 
base wafers, compress all three wafers together, flexing 
the cantilever fingers of the top wafer to accommodate 
the thickness of the CCD imager chip, acting as a spring 
holding the CCD imager chip in place. 
15 Claims, 2 Drawing Sheets 
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SUMMARY OF THE INVENTION SILICON SAMPLE HOLDER FOR MOLECULAR 
BEAM EPITAXY ON PRE-FABRICATED The sample holder of the invention is formed of the 
INTEGRATED CIRCUITS same semiconductor crystal as the integrated circuit on 
5 which the molecular beam expitaxial process is to be 
ORIGIN O F  THE INVENTION performed, which is silicon in the example given below. 
ne invention described herein was made in the per- In the preferred embodiment, the sample holder com- 
formance of work under a NASA contract, and is sub- prises three stacked micro-machined silicon wafers: a 
ject to the prov~ions of Public L~~ 96-517 (35 usc silicon base wafer having a square micro-machined 
202) in which the Contractor has elected to retain title. lo center opening corresponding in size and shape to the 
active area of a CCD imager chip, a silicon center wafer 
BACKGROUND O F  THE INVENTION micro-machined as an annulus having radially inwardly 
pointing fingers whose ends abut the edges of and cen- 
ter the CCD imager chip within the annulus, and a 
silicon top wafer micro-machined as an annulus having 
cantilevered membranes which extend over the top of 
the CCD imager chip. The micro-machined silicon 
wafers are stacked in the order given above with the 
CCD imager chip centered in the center wafer and 
I .  Technical Field 
The invention relates to the growth of epitaxial layers ' 
on xmiconductor integrated circuits such as charge 
coupled devices, a d  in particular to molecular beam 
epitaxy of delta-doped layers onto the back surface of a 
already-fabricated backside-illuminated CCD. 
2. Background Art 
Co-mndinp U.S. Datent aDDIication Ser. No. 2o sandwiched between the base and tOD wafers. The 
07/90<,012 fiied Jun. 26, 1992 b; Michael E. Hoenk et 
al. entitled "GROWTH O F  DELTA-DOPED LAY- 
TRAVIOLET RESPONSE' and assigned to the pres- 
ent assignee discloses a process for enhancing the ultra- 
violet quantum efficiency of a backside-illuminated 
silicon CCD by growing a delta-doped epitaxial silicon 
layer on the back surface thereof, by molecular beam 
epitaxy. Generally, performing molecular beam epitaxy 
on an already-fabricated integrated circuit such as a 
CCD is problematic, as will be described now. 
In the typical molecular beam epitaxy process, the 
work piece, a silicon wafer,.is held by a sample holder 
m a molybdenum heater block using indium as a bond- 
ing agent. Typically, the molecular beam epitaxy pro- 
cess is performed prior to the deposition of metal or 
aluminum conductive layers, so that the process may be 
carried out at high temperatures without destroying the 
integrated circuits formed on the silicon wafer. How- 
ever, if molecular beam epitaxy is to be performed on a 
finished integrated circuit (such as a CCD), a number of 
seemingly insurmountable problems are encountered. 
For example, existing sample holder designs are not 
compatible with the requirements for MBE growth on 
pre-processed devices. Mounting a CCD to a molybde- 
num block using indium would destroy the device, and 
the dimensions of charge-coupled devices are incompat- 
ible with standard indium-free sample holders. Chang- 
mg the dimensions of an indium-free holder may not be 
suitable, because of possible damage caused by locally 
high temperatures where molybdenum contacts the 
substrate. Temperatures in excess of 500 Celsius will 
destroy the aluminum contacts of a CCD, and heating 
the CCD to temperatures in the 400-500 degree Celsius 
range must be limited in duration. In addition, the ultra- 
high vacuum environment required for MBE is sensi- 
tive to contamination attributable to the sample holder, 
particularly in those cases in which the sample holder is 
formed of materials harmful to the MBE process. 
What is needed is a way of holding a pre-fabricated 
integrated circuit such as a CCD imager chip or die 
without using impurities such as indium and without 
inducing stresses on the CCD die by localized heating 
(caused by incompatible heat capacities between the 
CCD die and the sample holder) and/or by mechanical 
ERS ON SILICON CCDS FOR ENHANCED UL- 
thickness of the center wafer is about 20% less than the 
thickness of the CCD imager chip. Preferably, at least 
four titanium wires, each grasping the edges of the top 
and base wafers, compress all three wafers together, 
25 causing the cantilever fingers of the top wafer to elasti- 
cally deform or flex to accommodate the thickness of 
the CCD imager chip, acting as a spring holding the 
CCD imager chip in place. 
Preferably, the diameters of the three wafers are the 
30 same and are such as to fit within the molybdenum 
heating block of a Riber 32 Si MBE system, which is 
designed to hold two-inch wafers, although the inven- 
tion is not limited to any particular set of dimensions. In 
35 the preferred embodiment, the thickness of the CCD 
imager chip is 500 pm, the thickness of the base and 
center micro-machined silicon wafers is 400 pm and the 
thickness of the top micro-machined silicon wafer is 200 
pm. Thus, the CCD imager chip protrudes above the 
4o top of the center micro-machined wafer by 100 Fm, 
which is the vertical displacement through which the 
cantilever fingers of the top wafer must flex. 
Fabrication of the silicon pieces for the sample holder 
uses techniques developed for silicon micro-machining. 
45 The holder pieces were etched out of three-inch diame- 
ter Si wafers sliced along the crystalline 100 plane. 
Thermal oxides, approximately 0.5 pm thick, were 
grown on the wafers. Patterns for the holder design 
were transferred to the wafers by photolithography. 
50 The holder patterns were then etched into the oxide 
using a CF4 plasma. An ethylene-diamine pyrocatechol 
solution at loo" Celsius carved the pieces out of the 
three inch wafers, selectively etching the silicon 
through the patterned oxide. Finally, the pieces were 
55 cleaned in preparation for the ultra-high vacuum envi- 
ronment of the MBE process. 
The use of a silicon holder has several advantages. 
Properly cleaned prior to use, the high purity silicon 
holder does not contaminate either the MBE chamber 
60 or the sample during growth. The temperatures attained 
by the holder and the sample are similar, which mini- 
mizes local heating of the CCD by the holder. Because 
the thermal expansion of the holder and of the sample 
are the same, differential expansion and contraction 
65 between the sample and holder is not a problem. Fi- 
nally, fabrication of the holder is straightforward, mak- 
stress (caused by incompatible thermal coefficients of 
expansion between the CCD die and the sample holder). 
ing it relatively easy to modify the design to conform to 
different sample geometries. 
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the imager chip to remove a portion of the thickness 
thereof, and installing a protective sealant on the top 
FIG. 1 is a top view of the base micro-machined surface of the CCD imager chip to protect the CCD 
silicon wafer. circuit elements on the top surface. Significantly, this 
FIG. 2 is a top view of the center micro-machined 5 preparation further includes a cleaning process de- 
silicon wafer. scribed in detail in the above-referenced application, 
FIG. 3 is a top view of the top micro-machined sili- which is incorporated herein by reference. The cleaning 
con wafer. process described therein cleans the CCD imager chip 
FIGS. 4 and 5 are top and side views, respectively, of back surface so that the back surface is atomically clean 
the Sample holder Of the invention, including the base, 10 without raising the the cCD imager chip to a tempera- 
Enter and top micro-machined wafers and illustrating ture at which the CCD circuit elements are damaged. 
how the CCD imager chip is held in place. This makes possible the MBE growth of an epitaxial 
DETAILED DESCRIPTION OF THE layer on the back surface of the CCD imager chip with- 
INVENTION out damage to the CCD imager chip. 
The imager chip 400 is mounted so that its back sur- 
DESCRIPT1oN OF THE 
Referring to 1, the base wafer 100 comprises a 
102 having a generally square opening 
face faces towards the opening 104 in the base wafer 
100, so that the thinned portion of the integrated circuit discoid 
104 in the center thereof. The diameter of the discoid 
annulus is approximately two inches while the length of 
each side of the square opening matches a respective 20 
side of the square active area of a Reticon CCD imager 
is micro-machined from a three-inch Si(100) wafer. 
2y the center wafer 200 comprises 
a planar annulus 202 having an outside diameter of two 25 
inches and an inside diameter of approximately 1.8 
inches. Along the inside diameter of the planar annulus 
202 at 90 degree intervals, four pairs of planar fingers 
opposite the active area of the CCD receives heat and 
the molecular beam of the MBE process. 
of the de]ta-doped silicon epitaxial layer 
is accomplished by exposing the back side of the imager 
mounted in the assembly of FIGS. 4 and 5 inside the 
molybdenum heater block of the Riber molecular beam 
epitaxy system. Then, the silicon atom source is inter- 
rupted while the back side of the imager chip 400 is 
exposed to a source of atomic boron (or other suitable 
The 
chip' The thickness Of the base wafer loo is 4oo pm and chip 400 to a source of evaporated silicon atoms while 
Referring to 
204, 206 extend inwardly from the annulus 202 toward 
the center thereof. The fingers 204, 206 terminate at 30 sumed to 
the locus of an imaginary rectangle 212 in which a 
dopant). to the silicon Source is re- 
the expitaxial growth, in 
finger ends 208, 210, for a total of eight ends defining 
Reticon CCD imager snugly fits. The center wafer 
200 is approximately 400 pm thick and is micro- 
machined from a three-inch Si(l00) wafer. 
Referring to FIG. 3, the top wafer 300 comprises a 
planar annulus 302 having a two-inch outside diameter 
and a 1.8 inch inside diameter. Along the inside diame- What is 
ter at 90 degree intervals, four cantilever fingers 304, 1. Apparatus for holding an integrated CircUiL said 
306,308,310 extend radially inwardly from the annulus 40 integrated circuit comprising a thin planar substrate of a 
302 toward the center thereof, each of the four fingers Particular type of semiconductor material, said aPPara- 
terminating in the center of a respective arm 312, 314, tus comprising: 
316, 318 of a square planar frame 320. The outside top and bottom Planar Plates comprising said type of 
length of the frame 320 corresponds to the length of a semiconductor material; 
side of the Reticon CCD imager chip while the inside 45 means for drawing said top and bottom Planar Plates 
length of the frame 320 frames the active area of the toward one another .whereby to sandwich said 
Reticon CCD imager chip. planar substrate between said top and bottom pla- 
Referring to FIGS. 4 and 5, the Reticon CCD imager nar plates. 
chip 400 is held in the plane of the center wafer 200 2. The apparatus of claim 1 further comprising a 
within the imaginary rectangle 212 sandwiched be- 50 middle plate comprising said type of semiconductor 
tween the base and top wafers 100, 300, while six tits- material sandwiched between said top and bottom 
nium holder wires 500, 502, 504, 506 compress the base plates and surrounding said planar substrate whereby to 
and top wafers 100,300 toward one another, forcing the center said planar substrate with respect to said top and 
cantilever fingers 304,306,308,310 to flex upwardly to bottom plates. 
accommodate the 100 pm protrusion ofthe imager chip 55 3. The apparatus of claim 2 wherein said means for 
400 above the top of the center wafer 200. drawing said top and bottom plates toward one another 
The assembly of FIGS. 4 and 5 is inserted into a Riber fastens to outer edges of said top and bottom plates and 
molybdenum heater block of the Riber molecular beam wherein said center plate has a thickness less than that 
epitaxy system, and a delta-doped silicon epitaxial layer of said planar substrate, whereby said means for draw- 
is grown on the back side of the imager chip 400, in 60 ing causes said top plate to elastically deform upwardly 
accordance with the process described in the above- by a distance corresponding to a difference between the 
referenced co-pending patent application, Prior to in- thicknesses of said center plate and said planar sub- 
sertion of the imager chip 400 into the assembly of strate. 
FIGS. 4 and 5, the imager chip 400 is first prepared in 4. The apparatus of claim 3 wherein said bottom, 
accordance with the description of the above- 65 center and top plates comprise discs micro-machined 
referenced co-pending patent application. This prepara- from semiconductor wafers. 
tion includes thinning the active or photosensitive cen- 5. The apparatus of claim 4 wherein the disc of said 
tral area of the imager chip, by etching the backside of bottom plate has an opening in the center thereof corre- 
accordance with the description in the above- 
While the invention has been described in detail by 
specific reference to preferred embodiments of the in- 
35 vention, it is understood that variations and modifica- 
tions may be made without departing from the true 
spirit and scope Of the invention. 
referenced co-pending patent 
is: 
5,316,586 
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sponding in shape and size to an optically active area of and surrounding said planar substrate whereby to cen- 
said integrated circuit. ter said planar substrate with respect to said top and 
6. The apparatus of claim 5 wherein the disc of said base plates. 
center Plate comprises an open area in the center 11. The apparatus of claim 10 wherein said means for 
thereof including edge Surfaces terrl'linating at lOCii 5 drawing said top and bottom plates toward one another 
CorresPnding an outer edge of said Planar Substrate. fastens to outer edges of said top and base plates and 
7- The apparatus of claim 6 wherein the disc of said wherein said center plate has a thickness less than that 
top plate an open area in the center thereof of said planar substrate, whereby said means for draw- 
and planar fingers extending into said Opening* said ing causes at least portions of said top plate to elastically 
for drawing draws said top and bottom plates ference between the thicknesses of said center plate and 
toward one another with said planar substrate sand- said planar substrate. 
12. The apparatus of claim 11 wherein said bottom, wiched therebetween. 
chip comprising a planar substrate having a thinned 15 from semiconductor wafers. 
back side and electronic circuit elements formed on its 
front side, for molecular beam epitaxial growth on said 
back side of a doped semiconductor layer of the same 
type of semiconductor material as said imager 
within a chamber of a molecular beam epitaxy system, 20 said integrated circuit. 
said apparatus comprising: 
Planar being elastically deformed whenever said lo deform upwardly by a distance corresponding to a dif- 
Apparatus for an imager said imager center and top plates comprise discs micro-machined 
13. The apparatus of claim 12 wherein the disc of said 
bottom plate has an opening in the center thereof corre- 
sponding in shape and size to an optically active area of 
14. The apparatus of claim 13 wherein the disc of said 
thereof including edge surfaces terminating at locations 
corresponding to an outer edge of said planar substrate 
9. The apparatus of claim 8 further comprising: 
a top plate formed purely of said type of semiconduc- 15. The apparatus of claim 14 wherein the disc of said 
tor material; top plate comprises an open area in the center thereof 
means for drawing said top and base plates toward and Planar fingers extending into Said opening, said 
one another whereby to sandwich said planar sub- planar fingers being elastically deformed whenever said 
strate between said top and bottom planar plates. 30 means for drawing draws said top and bottom plates 
10. The apparatus of claim 9 further comprising a toward one another with said planar substrate sand- 
middle plate comprising said type of semiconductor wiched therebetween. 
a base plate for supporting said imager chip, said base center plate comprises an Open area in the center 
plate formed purely of =id type of semiconductor 
material. 
25 of said integrated circuit. 
material sandwiched between said top and base plates * * * * *  
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